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VLSI, CMOS and GaAs developments (Padova) OCR Output
Fast Dual-Port Memory and VME board production
Programmable-phase clock generator production
Timing and Control components evaluation
Tools developments
benches as follows:
includes the development of basic tools and the implementation of test
The work completed in 1992-93 and currently in progress in RD-12
microelectronics group and external institutions.
and new VLSI developments carried out in collaboration with the CERN
control distribution, ADCs, digital pipelines, high-speed adders and multipliers,
created and exploited for the evaluation of front-end electronics timing and
project proposal have been prototyped and tested, and test benches have been
computer—based laboratory test benches. All the modules foreseen in the initial
installed the necessary hardware and software tools for several personal
During the period since RD-12 started in May 1991 we have developed and
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(Milestones for 1993-94 are indicated by •) OCR Output
Event builder evaluation based on SCI and ATM (RD-24 and RD-31)
Frontend bus studies and multiMEC3 implementation
MEC3 MicroDAQ system test bench (CERN ECP/ MIC)
Philips L.Neuro 2.0 processor specification (Ecole Polytechnique)
OCL fiber channel link
I'1"I` evaluation board for digital filter and data formatter applications
Boolean Neural Net pattern recognition EPLD and Anna chip
Nonlinear ADC with auto-calibration test bench (LAPP)
Simulation and design of 16-bit digital filters with CNET (LAPP)
I’I'I` and Philips processors
•VHDL model, EPLD implementations (RD·l6)
Digital signal processing
Experiment readout system model in VHDL
-VHDL and graphics compilers evaluation
System simulation
LabVIEW 3 multiplatform (Mac, Sun and PC) portable libraries
CMOS and GaAs VLSI developments (Padova)
MAG evolution for sparse readout controller (Padova)
Timing and control receiver ASIC design study (Padova)
Timing and control receiver ASIC specification
Timing and control single-crate subsystem prototype (RD-27)
and pursuing new milestones as follows:
collaboration with other projects and institutions, completing the current tests
During the coming year it is proposed to continue this work in
L-N euro 2.0 processor (Ecole Polytechnique, Philips)
1.5 Gb/ s transceivers (Rome INFN)
Event builder test (RD-24, Nebulas RD-31)
MicroDAQ-MEC3 and Frontend Bus (ECP-MIC)
Fiber Channel OLC link
ITT-DAVIS evaluation board (RD-11)
Boolean Neural Nets EPLD implementation
Test benches in preparation
ADC test bench and DSP algorithms (RD-16)
Readout network simulation (RD-24, Nebulas RD-31)
HDTV Digital pipeline and VLSI study (LAPP)
Memory Address Generator MAG VLSI test (Padova)
Timing and Control distribution (RD—27)
Completed test benches
Digital signal processing algorithms and methods
Evaluation of real time simulation tools
LabVIEW Histogramming, VME, CAMAC and ADC test libraries
845 nm. At present, 50 um multimode fibre is being considered for the OCR Output
is from 11 ps rms in 50/ 125 um fibre at 1322 nm to 31 ps in 100/ 140 um fibre at
index multimode fibres over this distance at different wavelengths. The range
exceed 100m, and measurements have been made of the dispersion in graded
The length of optical fibre in each distribution path is not expected to
will continue as new laser devices are introduced.
adequate precision to groups of over 1000 destinations each. This evaluation
Mitsubishi ML7781A) have been identified which can transmit the signals with
mode—hopping, chirping and turn-on delay under modulation, but sources (e.g.
higher power diodes operate in multiple longitudinal modes and exhibit
Modulators have been made which can supply over 1 W of broadband RF. The
optical feedback noise, efficiency, wavelength (830 nm and 1315 nm) and price.
optical power output (up to 0.2 W), modulation characteristics, sensitivity to
A variety of laser diode sources has been studied, covering a range of
synchronized.
parameters and virtual pipeline address offsets by which the system will be
important use of the second channel is the transmission of the deskew
and also addressed formatted data to individual front-end destinations. An
other is used to send dataless broadcast commands such as bunch-counter reset
transmits the broadcast trigger-accept (one bit per bunch-crossing) while the
are time-division multiplexed and encoded biphase mark. One channel
The current prototype implements a scheme by which two data channels
random) output jitter of less than 9 ps rms.
The 267.2 MBaud encoder can transmit PRBS data with total (systematic plus
between timing precision and data rate for efficiencies between 25% and 80%.
Different encoding schemes have been evaluated to explore the tradeoff
rms phase tracking error of 5.6 ps for an input frequency deviation of $75 ppm.
employs a linear phase detector and high-gain active loop filter to achieve an
267.2 MHz from the LHC clock with very low phase jitter and offset drift. It
A primary VCXO/ PLL has been developed which generates 160.32 MHz or
approach will become affordable in quantity during the LHC timescale.
project, reinforcing our optimism that the components required for this
network. Their price has already decreased by one half since the start of the
transmission of the signals over an entirely passive all-glass optical distribution
Biconic-taper tree couplers have been evaluated which would allow the
been made for use in other test benches.
LHC detectors. A small series of programmable-phase clock generators has also
trigger processors to large numbers of front—end electronics destinations on the
calibration and control signals from a few sources to be located near the central
simultaneous distribution of timing reference, level-1 trigger decision,
the project has been used to pursue the development of a system for the
The timing and control test bench which was set up in the first phase of
2. Timing and Control
hundred ps rms provisionally specified by detector electronics developers. The OCR Output
This result is compatible with the estimated requirement of a few
and optoelectronic receivers used.
performance of 35 to 70 ps has been obtained, according to the encoding system
through two levels of 1:32 tree coupler (1024 destinations), an overall rms jitter
267.2 MBaud, with transmission at 1315 nm over 100m of multimode fibre and
random data. For the two-channel system transmitting PRBS data at
LHC clock input to the received timing reference output while transmitting
completed, measurements could be made of the overall performance from the
Once all the prototype components of the distribution system had been
ambiguity by monitoring formatting constraints imposed on the data stream.
the recovered clock. A technique has been developed which resolves the
channel encoding described, there is a fundamental ambiguity in the phase of
frequency and discussions with manufacturers are in progress. With the two
receivers. These devices would have to be custom-made for our special
common in Sonet applications, may be more appropriate for production
testing. Clock extractors based on SAW filters or other resonators, which are
prototype as it has stable absolute phase shift and a sharp threshold useful for
implemented with gate delays was developed for use in the test bench
reference from the encoded signal. A transition-tracking clock synchronizer
A number of techniques are available for the recovery of the timing
for coupling to the receivers where alignment tolerances are less stringent.
laser interfacing to reduce modal noise, while lower-cost versions can be used
convenient and multisourced. High-performance versions are available for
connectors which exist in both MMF and SMF versions and are reliable,
telecommunications parts, we have decided to standardise on ST/ PC
with these types and in accord with our emerging preference for Sonet
with plastic, ceramic and stainless steel ferrules. As a result of our experience
origin and history using 905 and 906 SMA, SC, ST and FC / PC optical connectors
The initial test bench incorporated components and instruments of varied
devices being developed by Padova may prove appropriate.
plastic pinfets are under test. They require a postamplifier for which the GaAs
to generate the larger volume, and pre-production samples of new low-cost
STM-1) use at 155.52 MBaud. The telecommunications application is expected
FC-0 use at 265.625 MBaud to those manufactured for Sonet OC-3 (CCITT SDH
15 ns to 25 ns, attention moved from components optimised for fibre channel
Following the change in the planned LHC bunch-crossing interval from
have been found to outperform Si at 830 nm.
with the composition of the material and some devices specified for 1300 nm
avalanche photodiode have been evaluated. The bandgap of InGaAsP varies
based on silicon photodiodes and pinfets, InGaAs diodes and a germanium
will be essential that inexpensive optoelectronic receivers can be used. Devices
For fibre to be deployed to large numbers of front—end electronics units, it
fibre for feeders entering regions of higher radiation level.
distribution backbone outside the detectors and pure silica core monomode
in trigger areas were more parallel processing is required. OCR Output
also to participate in the collaboration for the Philips chip since it could be used
involvement of the I'I'I` chip and the close study of possible protocol. We plan
Our focus in the current months will be on the front end bus with the
proto FDPM using that chip and a PCB board may be made at a later stage.
128 bit parallel path. Since the MAG is now available we have implemented a
as input. We are exploring the possibility to expand the 32-bit FDPM to a 64 or
chip. Philips is developing a digital neuron net which will have 128 data lines
The FDPM has found a new field of application for a neuron net VLSI
use of the boards.
tested using the FDPM. New users are registered to follow the training and the
and other projects or labs. ADC's, interfaces and optical links have already been
Several boards have been produced and used by both in-house designers
protocol.
the FDUB, which contains the VME front end as well as the high speed
user area to accommodate chips to be tested
the VME-FE, which implements only the VME protocol and contains a
recorder
the complete FDPM, intended as a data pattern generator or as a data
benches operating at high speed. The family of boards comprises:
The Fast Dual Port Memory (FDPM) design is a basic component of the test
3. FDPM and VME boards for test support
the more specialised simulation tools Extend and Foresight.
based on Excel have proved promising and this activity will be pursued using
first-level trigger architecture studied. Initial timing system simulation trials
trigger processor will be defined and the integration of the system in the overall
In conjunction with other studies in RD—27, the interface with the central
compatible service module ASIC for FERMI.
VI & VII) members of RD-16 will be pursued to allow the development of a
conjunction with Padova (RD—12). Collaboration with the LPNHE (Univ. Paris
the specifications for a general-purpose timing receiver ASIC defined in
Additional logic prototyping of the timing receiver will be carried out and
smooth upgrading as these technologies evolve.
receivers, and the modular nature of the prototype crate will allow relatively
sources (RD-27), isolators, encoders, modulators and cheap optoelectronic
bench. Parallel developments will continue, in particular with new laser
implementing the most promising techniques so far developed with the test
phase of this work, it is proposed to build a single—crate subsystem prototype
external laser diodes, coolers, amplifiers and controllers. In the following
The present timing and control test bench occupies four Eurochassis, plus
corresponding to an initial spread of about 180 ps relative to the LHC clock.
rms collision length for proton bunches in the LHC is expected to be 0.053 m,
running to control the data flow: when the DTR bit is set, the data producer OCR Output
A very simple protocol based on a data-producer/ data-consiuner scheme is
transmitter from an FDPM.
the pre—encoded data (8B/ 1 OB encoding scheme) are fed to the optical
compatible OLC 266 evaluation kits. The transfer speed is 26.56 MBytes/ sec and
VME crates located up to 2 km from each other using IBM's fiber-channel
December. The project aims to implement a full-duplex data link between two
The development of an optical link for data transmission was initiated last
3.3 Optical link for data transmission
detector for CMS.
detectors. We are following the study for a possible trigger device for the muon
control the complete chain of production of specialised circuits for cluster
algorithms for network generation followed by EPLD implementation to
possible tens of times. We are studying the combination of Boolean neural net
large combinatory projects. Simulation is available and reprogramming is
equivalent gates and speeds of the order of 90 MHz, making them attractive for
and manpower. The new generation reaches the respectable size of 10,000
mentioned here because they represent an important investment in money
Intended as a cheap VLSI implementation of prototypes, EPLDs are
3.2 EPLDs study and expertise
communication. We are seeking the right performance/ price mix.
to the specialized chips intended for use in cars or Hi—Fi / TV data and control
and commercial data protocols: from the SCI subsystem CMOS implementation
For the front—end protocol we are following a large spectrum of industrial
test the test bench chain of hardware interface and software drivers.
still not available we have implemented its simulation in ALTERA in order to
implementation as a protocol engine for the front-end bus. Since the chip is
memory control. We are studying the possibility of using such an
of an efficient data link mechanism, allowing real-time protocol handling and
functions. The DAVIS chip by ITT contains a programmable processor, a part
FDPM. The MAG can control RAM memory and execute multi—DMA
of the MAG chip have been produced and it has been tested at CERN using the
the FDPM), the other using the DAVIS chip developed by I’I'I`. A few samples
paths: one involving the use of the MAG (chip developed by INFN/ Padova for
As data collector/ distributor we are currently evaluating two parallel
favourite EPLD (ALTERA) and we have implemented it using a VME-FE.
chip is not yet available, we have simulated the data protocol part using our
As data source we have decided to follow the MEC3 implementation. Since the
end the possible VLSI implementation of the critical circuits will be defined.
correctness of the assumptions in a mini data acquisition environment. At the
behaviour, build the relevant prototypes, design a suitable protocol and test the
involved in a design for data collection from detectors, eventually simulate the
VME boards for test benches. The overall aim is to understand the parameters
In the front-end bus (FE-BUS) study we intend to extend the family of
3.1 Front-end bus study
e INFN, Universita di Padova": reference DFPD 93/EI/ 30. OCR Output
A full descriptive document can be obtained from "Dipartimento di Fisica
4.1 MAG - A fast Memory Address Generator
design of a low power 8-bit fast ADC.
receivers, and a 100 MI-Iz CMOS comparator has been simulated as part of the
fast GaAs preamplifier usable in the inner detector frontend and for optical
in the frontend readout. Other developments include the implementation of a
control the access to dual·port memory systems which it is planned to employ
prototypes have been successfully tested. This component will be used to
electronics. A Memory Address Generator (MAG) chip has been developed and
Padova INFN is involved in the VLSI design of both digital and analog
4. VLSI development (Padova)
a graphical description of the model.
shall also evaluate a time domain simulator running on Macintosh supporting
to see the behaviour of such a readout in different conditions of triggering. We
description of the model. Hence, before receiving the hardware, we will be able
time domain simulator running under UNIX which allows a graphical
the MEC3 design, a simulation model has been developed using Foresight, a
In order to evaluate the performance of the event-synchronized readout of
3.4 MEC3 and readout simulations
encoding and the error correction (CRC and parity).
solution would have the same performance but would include the 8B/ 10B
chipset in order to have a compact data link using only one VME slot. This
hardware is under development. The next step is to evaluate the TriQuint
The Xilinx chip has been implemented and simulated and the remaining








TS bg; RTS bit
DTR bit DTR bit
family) controlling also the laser. Figure 3 shows the principle of the link.
and ending with a STOP word. This protocol is supported by a Xilinx chip (4I<
word; then the data producer emits a data stream starting with a START word
sends a DTR word; if the RTS bit is set, the data consumer answers with an RTS
two address strobes (for address demultiplexing) OCR Output
8-bit input address bus
one data strobe
8-bit bidirectional data bus
24-bit control register
16 status words - 42 bits length each
16 instruction words · 72 bits length each
two external maskable interrupts
4 strobe output lines - for memory bank selection
20-bit three-state output memory address bus
General features are:
Figure 4.1 MAG block diagram
- control lines
- parallel input counters bus
- parallel output coimters bus
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internal addressing space is multiplexed on an 8-bit address bus.
chip programming and control through an 8-bit data bus. The 512 bytes
state allowing multiple memory control. The VME-like 1/ O protocol allows
bit word addresses up to one mega positions. The output address bus is three
memory banks as programmed in the internal instruction register file. The 20
MAG is a CMOS 1.0 pm technology chip capable of addressing 1 to 4
voltage in the reset phase. During the regeneration phase it generates a OCR Output
sampling network samples the two analog input signals to a reference bias
reset and a regeneration phase and a strobe signal for the latching. The input
with 50% duty cycle inverted and delayed by a logical network. It generates a
The operations in the pipeline are controlled by a single external clock
Figure 4.2 Comparator architecture Figure 4.3 Comparator perfomwance
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auto-calibrated sense amplifier and a latch.
comprises a pipeline cascade of an input sampling network, a regenerative
The architecture of the comparator, which is shown in Figure 4.2,
Expected die area of 300 micronsz
Low power dissipation (about 6 mW)
Input resolution of 2 mV over an input range of 2V
Sampling rate of 100 MHz (typical)
(5V). The main performance features are:
implemented in 1.2 um technology, operating from a single supply voltage
Padova is also developing a switched—capacitor pipeline CMOS comparator
4.2 100 MHz pipeline CMOS comparator
ES2 on 25 sqmm of silicon in an 84-pad package.
The l6,000—stage (equivalent 8000 transistors) project was implemented by
HALT and WAIT instructions
software START, STOP, BREAK, RESTART and RESET commands
circular buffer instruction
software clock - program debugging




peak value. In an LHC environment, the optimal shaper parameters (like OCR Output
bandwidth and hence the electronics noise, and an ADC to digitize the signal
calorimeters) comprises a preamplifier, an analog shaper to reduce the
A classical read-out chain for a calorimeter (e.g. for liquid argon
5. HDTV digital front-end for calorimeter read-out (LAPP)
with a low power < 10 mW
-it is possible to achieve very fast (in the region of 10ns) output shapes
-the flicker noise is dominant for peak times > 0.5us
applications of GaAs
the low intrinsic gain is not a problem in front-end amplifier
The first measurements on the prototype confirm that:
GaAs MESFET is higher.
amplifier because with the same power consumption the transconductance of a
one. At these peak times its noise should be lower than that of a CMOS or JFET
peak times to = 100 ns where the flicker noise should be lower than the serial
We expect the best noise performances in the range of shaper output
maximum gain = 5mV/ fc
gain-bandwidth product > 1.5 GHz
unity gain stable
radiation tolerance for == 100 MRad and 10** n/cm!
programmable power with a minimum = 1mW
The prototype amplifier features are:
parameters that affect its performance.
specifically to measure its flicker noise coefficients and to identify the
noise and its lower intrinsic gain. The amplifier prototype has been designed
The greatest disadvantages of GaAs relative to Si are its higher flicker
applications.
tolerance and gain-bandwidth product make it a good choice in inner detector
possibility of using this technology in front-end applications. Its high radiation
A GaAs amplifier prototype has been realized in order to investigate the
4.3 GaAs amplifier
digital logical levels.
amplifier provides a 600 mV differential output and the latch can reach the
with 2 mV differential input. At the end of the regeneration time, the sense
Figure 4.3 shows the output of the sense amplifier and the latch signals
network, triggers the amplification stage.
the regeneration time the differential input, supplied by the input sampling
in the steady state storing the bias voltage and DC offset in four capacitors; in
feedback loop. During the reset phase the input and the feedback transistors are
The sense amplifier consists of a cascode differential pair with a positive
sampled common mode input voltage.
differential output proportional to the input voltage difference and deletes the
10
calibration DAC, the look-up table, the test memory and the fast bus output port OCR Output
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calibration circuit with a 16-bit DAC is used to calibrate the system and load the
onto the fast output bus to the digital shaper board (MULAC16). A "slow"
loaded into a 1K deep memory for local autonomous testing purposes, or sent
analog compressor transfer function; the corresponding 16-bit data are then
output addresses a look-up table previously loaded with the inverse of the
The compressed analog signal is digitized with a 10-bit ADC (AD 9020); the ADC
is a 60 MI-Iz digitizer accepting analog input signals with a 16-bit dynamic range.
The ADC16 board (used together with the analog range compressor board),
5.1 The ADC board
processing.
range analog signals and output 16 bit words to the MULAC16 board for
using the analog compressor board under construction, to input 16-bit dynamic
(ADC16) with all the necessary look-up table and calibration logic to be able,
and testing of a 16-bit digital filter (MULAC16) and of a 60 MHz digitizer
As discussed below, efforts have been concentrated on the design, building
expertise and to evaluate the benefits and drawbacks of such a digital solution.
circuits the basic blocks of a digital read-out chain for calorimeters, to gain
report. The thrust of the work done so far at LAPP is to build from available
HDTV, and a first test of these circuits has been reported in the previous status
more fully in the next section. Such filters (FIR filter) have been developed for
follow the machine condition, could thus be well adapted. This is discussed
conditions... Digital filters with coefficients which could be programmed to
peaking time) depend on the accelerator characteristics: luminosity, background
11
and the input value. Quite good linearity is observed over three quarters of the OCR Output
(0 to 65000 corresponds to -2 to + 2v) the difference between the average reading
that the output directly reads millivolts. Figure 5.3 shows for 1000 input values
function with two parameters: offset and gain. The gain is normalized such
For this measurement, the look-up table is loaded with a linear transfer
5.1.2 Linearity measurements
Figure 5.2 R.M.S. of the ADC output versus the DC input voltage from -2 to +2v
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encouraging: with a careful board design, noise from fast logic can be kept to an
time, is under investigation. Nevertheless results are already quite
lost during the write memory cycle. This effect, not fully understood at this
output distribution is much broader. Sometimes, the less significant bits are
of 0.5 LSB is observed. However, at well·defined bit pattern transitions, the
input voltage ( 0 to 65000 corresponds to -2 to + 2v). Most of the time, a sigma
Figure 5.2. The R.M.S. of the distribution of the ADC outputs is shown versus
An estimation of the pick-up noise from the logic can be deduced from
5.1.1 Noise measurements
yet been tested.
analog compressor board is not ready yet and this part of the connection has not
investigation in standalone mode and connected to the MULAC16 board. The
The board has been designed, built and is now under detailed
with fast digital circuits switching near tiny analog inputs.
The main technical goal was to investigate the noise problems associated
signals as will be the case in an LHC experiment.
the analog input signals or can use an external clock synchronized to the
The acquisition can run on the 60 M1-Iz internal clock asynchronous with
The ADC input voltage ranges from -2V to +2V, i.e. the LSB value is 4mV.
calibration DAC.
circuitry. A separate daughter board supports the fast 10-bit ADC and the 16-bit
As shown in Figure 5.1, a VME / VXI mother board holds all the logic
12
can run at the full 60 MI-Iz clock rate. OCR Output
the fast bus input port, i.e. data coming from the ADC board. The board
its input and output memories or in pipeline mode taking its data from
designed and built (Figure 5.4). This board can work standalone using
board, using two MULAC8 and a fast 24-bit wide adder has been
To start learning with a complete read-out chain, a 16-bit digital filter
bits. This work should converge by mid—l994.
advantages in terms of speed and ease of cascading to any number of
multipliers has already been implemented and simulated. It offers
of bits for the data, number of taps...). A new architecture for the
programmable digital filters with user-selectable characteristics (number
student) is designing the microelectronics and software tools to produce
In collaboration with CNET in Grenoble, M. Aqachmar (an electronics
possibilities:
range is needed. A two-pronged approach has been followed to investigate the
A clearly not enough for application to calorimeter signals where a 16-bit dynamic
CNET was reported. The data path on these circuits is only 8 bits wide. This is
operation of a 60 MHz digital filter using available circuits (MULAC8) from
In the previous status report [CERN / DRDC/ 92-10], the successful
5.2 16-bit digital filters
perfect linearity versus the DC input voltage from -2 to +2v






problem. This effect could have been absorbed in the look-up table but is shown
set. This explains why only the top part of the linearity curve exhibits a
prototype. The AD 9020 has four reference voltages. Only the top one was badly
voltage of the ADC which unfortunately could not be adjusted on the present
expanded scale). This has been traced to a bad setting ofthe top reference
range, then the output value is slightly smaller than expected (note the
13
indicated in the figure. OCR Output
through the system but this time two of the filter coefficients are set as
shows the MULACI6 output memory content when the same three pulses go
the pulses as can be seen from the apparent varying rise-time. Figure 5.6b
the filter programmed to be transparent. The clock is not synchronized with
three nearly exponential signals is sent into the ADC-MULACl6 system with
above, Figure 5.6a shows the contents of the output memory when a burst of
A quick test of deconvolution properties is presented in Figure 5.6. As
output memory content is shown. No problems can be detected.
coefficients were set such that the output equalled the input and a plot of the
transmitted onto the fast bus flat cables to the MULACI6 board. The filter
In Figure 5.5, a 1 MI-Iz sine wave signal digitized by the ADC board was
signal is input to the ADCI6 board. The MULAC8 are configured to be transparent
Figure 5.5 Content of the output memory of the MULACl6 board when a l MHz sine wave
—••n§(1|n-Ulu
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digital techniques could then be evaluated. OCR Output
ready by the autumn of 1993. A complete calorimeter read-out channel using
analog signal before it is sent to the ADC for digitization. This board should be
so that we will be able to use this chip to build a board which will condition the
under test. Contacts have been made with FERMI and an agreement was found
A practical circuit has been developed by the FERMI collaboration and is
height.
amplifier with a "local" gain varying from high to low according to the signal
precision), without losing in precision. This requires the use of a non-linear
input signal range (16 bit, 0.5%) to the input range of an ADC (10 bit, 1 LSB
Front—end Electronics at LHC, Aachen vol HI p 190], it is possible to map the
the high end is limited to typically 0.5%. As discussed for instance in [Digital
Calorimeter signals have a large 16-bit dynamic range but the resolution at
5.3 The dynamic range compressor
system for two sets of coefficients: a) no filtering, b) filter coefficients set as shown
Figures 5.6a, b Burst of three nearly exponential pulses processed by the ADC16+MULAC16
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position. A digital filter can be trained for this application by using a training OCR Output
when the sampling positions have a Gaussian distribution around the expected
number of samples (typically four or five non—zero values for bipolar shaping)
dominant source of error. The task is to measure the pulse height from a small
triggering in calorimeters. For most cases the sample timing jitter is the
Pulse height measurement with very high precision is required for event
6.2 Trainable FIR / order statistic hybrid filters
signal pulses on the estimation result.
the sparse median operator) to further improve the suppression of the effect of
and an antibias filter (an adaptive linear FIR filter which forms one input of
The structure will be extended by introducing a trainable filter structure
(6:1)y(i)=mcdian[y(i-n),...,y(i—1), x(i), x(i+l), ..., x(i+n&]
using sparse recursive median operator, given by
output samples. If the signal to noise ratio is low, better results are obtained
signal than the standard median, due to the reduced correlation of operator
more sensitive to high frequency noise components present in the measured
takes only every d sample from the input sequence. This operator is slightlyfh
used. Instead of taking every consecutive sample the sparse median operator
very demanding. To reduce the number of samples a sparse structure can be
samples that the sorting task to obtain the sequence median is computationally
not affect the estimation result. The required analysis window covers so many
as output performs better: if the analysis window is large enough the pulses do
samples inside the analysis window are sorted and the middle value is selected
have a strong effect on the operator output. The median operator where the
arithmetic mean operator is used in the base line estimation the signal pulses
removed by subtracting a signal average from the original sequence. lf the
The time domain fluctuations of a measured detector signal are normally
6.1 Base line estimation using sparse median operations
downloadable code for the gate array device can be generated.
will be described in the VHDL language and from this description a
. A board featuring a programmable gate array chip (Xilinx). The filters
. The DataWave video signal processor and a prototype board.
and time-tagging operations.
programmable parameters to enable the testing of the feature extraction
. The first and second filter of the FERMI chip. These filters have
test the different algorithms in real-time conditions:
SUN workstations. As a future plan three hardware platforms will be used to
simulation programs like the Matlab 4.0 and a new filter design tool SAFIR for
high precision feature-extraction filters. The research work was performed on
were baseline estimation, timing extraction of exponential pulses and very
on new nonlinear and linear-nonlinear hybrid operations. The applications
The development of digital signal processing algorithms was concentrated
6. Digital simal processing algoritluns and tools
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Figure 6.2 Peak height estimation results. OCR Output
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compromises between computational performance and hardware complexity.
jitter is close to zero. These two filters are considered as reasonable
seven taps each perform very well, especially for the central area where the
distributed (s=3 ns) jitter. The FIR-OS filters with three and five subfilters with
filter and two FIR—OS filters were trained using a training set with Gaussian
An example of pulse height measurement is shown in Figure 6.2. A FIR
Figure 6.1 General FIR-OS filter structure.
OS
Bank of linear filters
of FIR-OS filter training for a 1-D signal is illustrated in Figures 6.3...6.6.
operator) are adapted so that the total error function is minimized. An example
statistic rank (the rank of the sorted FH2 outputs selected by the order statistic
Figure 6.1. During the training process the FIR tap coefficients and the order
(FIR-OS) hybrid filter. A FIR-OS filter with three FIR sub filters is illustrated in
FIR outputs for each sampling position is called trainable FIR / order statistic
linear FIR filters as sub-filters and an order statistic operator to select one of the
structure of linear and nonlinear filters: this filter class which uses a bank of
performance is greatly improved if a trained FIR filter is replaced by a hybrid
sequences with a specific jitter condition being Gaussiamdistributed. The
set containing sequences with different jitter conditions, the number of
17
In addition to the nonlinear and hybrid filter algorithms, a line·fitting program OCR Output
Several algoritluns were tested with the DataWave video signal processor.
6.4 ITT Intermetall DataWave processor
and the user's manual are available through anonymous ftp.
software and the algorithms are to be reported in publications. The source code
graphic curve illustrator (xcap.c) is provided for illustrating the results. The
design is supported with a graphic Xview user interface (safir.c), and a special
command-line parameter feed. This enables high portability. The stochastic
All the design programs are stand·alone C-language programs with
gate array chip code.
account, and thus enables the translation of the filter VHDL code directly to
produce code which takes the limitations of gate array programming into
VHDL code generator as part of the filter design package. This generator will
integrated to this software package. In the future it is also planned to include a
FIR-OS design algorithm is currently implemented for MATLAB, and it is to be ..
algorithm to find the optimal FIR coefficients under the MAE criterion. The
gradient search. The LMA algorithm with soft approximation is the first
(LMS) and the Least Mean Absolute (LMA) algorithms with the conjugate
optimization problems. The analytic methods are the Least Mean Squared
are especially suitable for solving complex nonlinear multivariable
method, the Monte Carlo method, and a Fine Tuning method. These methods
analytic algorithms. The stochastic algorithms are the Simulated Annealing
The minimization of the error function can be done with stochastic or
Error (MAE) norm or the Mean Squared Error (MSE) norm.
outputs is minimized. The error norm can be selected to be the Mean Absolute
a way that the error sum between actual filter outputs and the desired filter
that has initially random parameters. Next the parameters are selected in such
filtering results in the time domain. These examples are fed to the chosen filter,
examples. These examples-are input-output pairs that describe the desired
The design concept is the following. The user prepares a file of training
package the "state of the art" in this area of research.
These two features with the careful implementation makes this software
only possible way to design filters that are truly optimal for the given signal.
physicist without deep knowledge in signal processing, and second, it is the
entry to the most powerful design algorithms and filter structures for a
design approach has been chosen for two reasons: first, it enables an easy design
provides tools for adapting the filter parameters to a given example signal. This
OS filters. The software package of programs in C-language is called SAFIR. It
A novel software has been developed for designing trainable FIR and FIR
6.3 SAFIR tool for filter design
different training methods will be tested.
operator for precision pulse height measurement. As part of this comparison
and the performance of these algorithms will be compared to find the best
and nonlinear filters: two other solutions have been reported in the literature,
This FIR-OS filter structure is not the only possible combination of linear
Figure 6.6 Response of the trained FIR-OS filter. OCR Output
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Figure 6.5 Response of the trained FIR filter.
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Figure 6.4 Ideal response for the training sequence.
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Figure 6.3 Training signal sequence.
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factor of 4-5. The design of a daughter board for Altera is under development. OCR Output
case. A pipelined implementation of the BNN could reduce this delay by a
of the chip is about 50% and the propagation time is in the range of 45ns worst
implemented into a 4010PG191-5 Xilinx chip and is under test. The occupation
The network described in the previous paragraph has been successfully
by the PGA simulation software.
software to the programmable device format for implementation and validated
The VHDL description of the BNN is translated by the PGA vendor
especially algorithms for digital filtering and on-line processing.
Altera). This board could also be used to implement different types of design
the VME bus and a daughter board housing a programmable device (Xilinx or
The board contains 256 input/ output registers writable and readable from
implemented in hardware, making use of a Xilinx Programmable Gate Array.
A board has been designed and built which allows binary trees to be
7.1 Hardware for Boolean Neural Network
translated in VHDL with a view to hardware implementation.
the peculiarities of the optimization algorithm. The output of ATREE is
result of the optimization procedure. By doing so we have learned a lot about
which of course gives perfect results, and compare the ideal neural net with the
considered, it was easy to determine exactly the proper decision tree by hand,
Due to the very simple characteristics of the "tracks" that we have
tracks was 0.5 %, using about 1000 gates organized in 9 levels.
achieved, while the percentage of background noise misidentified as acceptable
A success rate of 99.9% on tracks satisfying the trigger criteria was
We were then able to use learning sets of several thousands cases.
W.W. Armstrong and his collaborators at the University of Alberta, Canada.
algorithm for "Adaptive Logic Networks", ATREE, developed by
We have investigated the use of a different, much faster, learning
accurate learning.
was necessarily restricted to a few hundred tracks, insufficient statistics for
(learning), even in the simplistic case used as an example, and the learning set
study was using a very time-consuming algorithm for neural net optimization
been further studied at CERN (track elements in a 7x7 hit matrix). The original
Binary (boolean) neural nets track reconstruction started in Tampere has
7. Neural Net investigation
hardware when the prototype chips and a suitable test board are available.
second, respectively. As a continuation the programs will be tested using real
performances of these two algorithms were 62.5 and 25 million lines fitted per
computes the mean squared error (MSE) value for the fitted line. The
coordinate system. As an extension a more complicated algorithm also
calculates the line parameters: the position and the slope relative to the
was developed. The program takes four hit coordinate values as input and
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the comparison of different architectures. OCR Output
implementation in hardware
the transition from specification of an architecture to its
experiments, two major problems have to be resolved:
In our study of readout architecture structures for future LHC
10. System simulation
and CAMAC interfaces.
order to permit portability of the code to Mac, Sun and PC with different VME
The current work consists of rewriting and updating the existing libraries in
which allows programs to be ported to several platforms (Mac, Sun and PC).
software. In particular we are now working on the version 3 of LabVIEW
with National Instruments, for whom RD-12 is a beta tester of new LabVIEW
The development of this software has been carried out in collaboration
LabFDPM. Fast Dual Port Memory data acquisition Vls
ADC test specifications
LabADC. Comprehensive ADC evaluation library according to the IEEE
LabEPIO. Tape I/O VI with standard EPIO format
LabHIL. General purpose histogramming package
industry interfaces (MacVEE, CES-M7212 and NI—MX[)
LabVEE. VME and CAMAC general data acquisition VIs for multiple
The sets of virtual instruments developed by RD-12 includes
acquisition, signal processing and equipment control applications.
and by external institutions as the standard tool for electronics tests, small data
appropriate VI's in RD-12, LabVIEW is becoming widely used in the laboratory
the test benches running on Macintosh. Following the development of
RD-12 adopted LabVIEW as the main software system environment for
object-oriented programming technology.
acquisition, data analysis and instrument control based on data flow graphical,
by National Instruments. It is a general-purpose programming tool for data
modules called virtual instruments (Vls) which has been developed since 1986
LabVIEW is an icon-based programming system for building software
9. LabVIEW
build a board to test the chip on our test bench.
interesting for data processing in a read-out system. We plan to design and
Outside the NN domain, the computational capabilities of this chip are
dedicated digital neuro-chip (pipelined 16-bit arithmetic).
"Laboratoire d'électronique Philips" (LEP), in the joint development of a
The Ecole Polytechnique laboratory is engaged, together with the
8. Application of L-Neuro 2.0 Philips processor (Ecole Polytechnique)
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ObjecTime, due to the inefficient executable specification generated by the tool. OCR Output
Furthermore comparison of different architectures is difficult in
hardware implementors.
hardware: the C++ code produced by ObjecTime can not be handled by
ObjectTime does not allow an easy transition from specification to
replication, a practical way of dealing systems with large replication factors.
inheritance, genericity, polymorphism, Its also supports graphical
operating components. It supports the standard OO aspects: encapsulation,
The tool is object—oriented: the system is expressed as networks of co
hierarchical state diagrams.
at the behaviour level, the behaviour of the actors is described by
active objects (Actors) with their interfaces (Ports, messages)
at the structure level, the system is described as a set of concurrent
model.
Systems are described at two levels: the structure model and the behaviour ,._
this way discontinuities.
the modelling concepts apply to all stages of the development eliminating in
(ROOM) methodology. It provides an integrated development environment:
systems. The tool is based on the Real-Time Object-Oriented Modelling
ObjecTime is an object—oriented Case tool targeted for event-driven
10.1 ObjecTime (Bell Northern Research)
tradeoffs between hardware and software.
across the boundaries of all three implementation technologies, including
The environment would support top-down design space exploration
application specific ICs (ASICs) and software (firmware, ...).
implementation domains: commercially available ICs (standard parts),
design of information technology systems combining the three main
We are seeking a tool environment that supports efficient high-level
methods for analyzing the resulting models are necessary.
In order to make statistical studies of different architectures, powerful
handled.
replication: recurrent structures or components in a design have to be elegantly
the graphical representation has to support the concept of structural
ambiguities and contradictions from the specification.
specification. Its executable feature provides a formal method for removing
requirements has powerful advantages over the traditional written
be simulated. A graphical (with animation) representation of system
characteristics: it is graphical, the specification can be animated and it is able to
the system requirements. An executable specification contains important
the tool has to provide the generation of an executable specification of
compliance across all levels of design abstraction,
the tool has to support a methodology that ensures specification
which has the following characteristics:
To resolve these problems, there is a need for a system development tool
22
model may be validated using model execution. During model development, OCR Output
Once state-charts are created to describe the system control, the state-chart
added notions of hierarchy and concurrency.
State-charts are an extension of state transition diagrams, with the
functions. It represents the modes, or states, that a system may be in.
the state-chart view defines the behaviour of these processes or
the resident functions.
functions. This allows the user to define data and control flows between
the purpose of the activity—chart is to define system processes or
system components.
hierarchical system block diagram that includes data flow between
the module-chart represents the structural view of the system, a
activity-charts and state-charts:
Systems are described using three graphical languages: module—charts,
can be validated via model execution.
the creation of a graphical model of the system function and behaviour which
Express VHDL is an interactive environment for system analysis. It allows
10.3 Express VHDL tool (i-Logix's)
top-down methodology has been evaluated:
A tool where the VHDL high-level simulation is an integral part of the
system.
modelled but they are not easy to use to model the high-level behaviour of a
..) are register-transfer model oriented: they allow ports and gates to be
Most of the VHDL environments available at CERN (Cadence, ViewLogic,
implementors. Commercial models for standard parts are available.
providing a coherent communication channel between designers and
VHDL is now becoming the standard system specification language,
verified before implementing them.
abstraction. High level behaviour simulation enables the concepts to be
In VHDL, large systems can be described and verified with a high level of
software modelling in VHDL is straightforward.
a VHDL environment gives access to models of standard parts
prototyping
architectures can be compared and tested without the need for hardware
it allows a design to be simulated before its implementations: different
language form)
behaviour of each component is described in a familiar programming
the language allows description of the behaviour of the design (the
system is described in terms of components and their interconnections)
the language allows a description of the structure of the design (the
systems. VHDL covers several needs in the design process:
Hardware Description Language) is a language for describing digital electronic
provided only by tools working in a VHDL environment. VHDL (VHSIC
An easy transition from specification to hardware implementation is
10.2 VHDL
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evaluated are expensive (around 50 KCHF for a single licence). OCR Output
environment has not yet been found. Furthermore, tools which have been
Up to now, a tool supporting all our requirements in a VHDL
and to prepare final hardware implementations.
provide a uniform environment to study and to compare different solutions
architectures. VHDL models of front-end and event-builder models will
builder, SCI event-builder) in order to get VHDL models of the proposed
R&D projects which are studying event-builder techniques (ATM switch event
architectures for future LHC experiments. We have close collaborations with
Our intention is to provide a full VHDL description of possible readout
only choice possible.
hardware and to be able to compare several readout·architectures, VHDL is the
In conclusion, in order to provide an easy transition from specification to
dispatching the models (dynamic scheduling is well-known).
overhead in event-driven simulators for managing the event queue and
Particular attention has to be given to the efficiency of the simulator. The
high-level behaviour to register-transfer model).
MOTIF based and is of high quality. It supports all VHDL design levels (from
analyzer, a debugger, a simulator and a monitor. The complete system is
Voyager is a VHDL development system including a VHDL source
10.4 Voyager (IKOS)
The tool does not provide a VHDL simulator.
No tools are available for analyzing the generated models.
graphical design of large systems impossible.
its graphical representation does not support replication, which makes the
FPGAs and ASICs from specifications. Express VHDL suffers from the fact that
Express VHDL offers an integrated top down solution to the generation of
synthesis phase.
of the model allows the exploration of various target technologies at the
transition to detailed design via logic synthesis. The technology independence
of these behaviour models. The generation of RTL VHDL enables the
provide the framework for further system development via the enhancement
register-transfer level (RTL) form. The generation of behaviour VHDL may
After model validation, VHDL may be generated in either a behaviour or
description of system requirements that can be simulated for system validation.
simulation control programs. The final result is an executable specification: a
application of test data. Test drivers consists of additional state-charts or
Once model validation is achieved, test drivers may be created to simulate the
true system requirements by performing a series of interactive simulations.
the system designer continually verifies that the state—chart model reflects the
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prototype timing and control system and 50 KCHF for the acquisition of
continuation of the test benches, 50 KCHF for the implementation of the
For this programme we require CERN funding of 50 KCHF for the
In 1993-94 we plan to pursue the activities presented in the introduction.
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